Abstract
Introduction
Poucr dissipation has become a critical issue for FPGA manufacturers. Understanding the power dissipation within FPGAs is the first step in developing power-efficient architectures and CAD tools for FPGAs. As presented in our previous research [3] , a flexible power model has been integrated in the widely-used Versatile Place and Route (VPR) CAD tool, and it can used to evaluate architectural tradeoffs and the efficiency of power-aware CAD tools. Figure I shows the VPR framework with an activity estimator and a detailed power model for activity generation and power estimation respectively [3] . A transition density signal model [ 2 ] [ 6 ] was applied to determine signal activities within the FPGA and calculate the dynamic power dissipation of the circuit. Short-circuit power is modeled to be proportional to the dynamic power dissipation. Leakage power is calculated using the basic model of SPICE for sub-threshold current. Also, an H-tree clock distribution network is employed in the model to model the power dissipated by the clock net work.
Sensitivity analysis for FPGA research is crucial because experimental assumptions, tools, and techniques can significantly affect the conclusion of FPGA architectural experiments [SI. To investigate the sensitivity of power evaluation for FPGAs, we applied the flexible power model to perform experiments focusing on two sensitivity factors: the primary input transition density assumption and the routing algorithm. 
Sensitivity Analysis
Thirty-six circuits from the Microelectronics Center of North Carolina (MCNC) were used as benchmarks in our sensitivity experiments. Energy, instead of power, was used in our analysis to avoid bias by the clock frequency of the circuits. The following is our sensitivity analysis on the primary input transition density assumption and the routing algorithm.
Primary Input Transition Density Assumption
Because the switching characteristics of the primary inputs for the benchmark circuits are not available, researchers often model primary inputs as normalized random signals with a transition density value of 0.5; the signals are assumed to switch at 25% of the clock frequency. On the other hand, FPGA vendors suggest that typical switching rates of inputs range from 6% to 12% of the clock frequency; this corresponds to a transition density from 0.12 to 0.24 141. This discrepancy is important; the transition density values assumed for the primary inputs can have a significant impact on power evaluation. As shown in Figure 2 , the energy consumed by the routing and the logic blocks increases when a higher value of primary input transition density is used.
Note that the primary input transition density has more of an effect on the routing energy than the logic block energy because the routing wires contribute more capacitance than logic blocks. However, the primary input transition density assumption does not affect the clock energy since the dedicated clock network is separate from the general-purpose routing. Our results show that the clock and leakage energy becomes more significant in the total energy consumption when a smaller value of transition density is applied to the primary inputs.
Routing Algorithms
VPR supports two routing algorithms: timing-driven and breath-first [I] . The timing-driven algorithm focuses on achieving a successful route by optimizing the circuit speed, while the breath-first algorithm emphases on routing a design by minimizing the number of routing tracks used [I] . According to our experimental results, the timing-driven algorithm yields circuits that consumed two times more power, but the average critical path delay of the circuits is 61% less than that using the breath-fimt algorithm. This is because the critical nets routed by timing-driven router use fewer tracks while the critical nets routed by the breath-first router have to be mapped to longer routes in order to reduce the number of tracks per channel in the FPGA. As a result, circuits obtained by timing-driven algorithm dissipated 22.2% less energy than those generated by the breath-first algorithm (see Figure 3 ). Our analysis shows that the timing-driven algorithm achieves more energy-efficient results on routing energy compared to the breath-first algorithm. S.#nmnl Lmllih Figure 3 Routing e n e r g y using timing-driven and breath-first a l g o r i t h m s
Conclusions
Our sensitivity analysis shows that the results of our FPGA power estimation tool can be significantly affected by assumptions regarding the input transition density and the routing algorithm. Understanding these sensitivity implications is critical if the results of these experiments are used to guide the development. of power-efficient FPGA architecture and CAD tools.
